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ABSTRACT OF THE DISCLOSURE 10 
The invention relates to a signal ratio system wherein 
two signals whose ratio is to be determined are each fed 
into a first voltage controlled oscillator and a second volt- 
age controlled oscillator, respectively. The voltage con- 15 
trolled oscillators are used to control the conduction states 
of a bistable flipflop circuit. The output signal of the flip 
flop circuit is then used to measure the ratio of the two 
input signals. 
20 
The invention described herein may be manufactured 
and used by or for the Government of the United States 
of America for governmental purposes without the pay- 
ment of any royalties thereon or therefor. 
The invention relates in general to signal ratio systems 25 
and, more particularly, to a system which provides an 
output signal whose amplitude is proportional to the am- 
plitude of a first electrical signal divided by the amplitude 
of a second electrical signal. 
in order to obtain the ratio to two electrical signals. One 
of these systems requires the use of a servo motor where- 
in the first signal is fed into a servo amplifier which in 
turn drives a motor. The second signal is fed across the 
output of the circuit controlled by the motor. However, 33 
such a device is large in size and has large power require- 
ments. Another technique for obtaining the ratio of two 
electrical signals employs a balanced bridge circuit in 
which the transconductance of an element, such as a vac- 
uum tube or transistor, is varied. By utilizing two such ele- 40 
ments, the voltages across these elements are used to ob- 
tain an output voltage from the bridge which represents 
the ratio of the two input voltages. While this form of 
division is relatively simple with respect to  circuitry, the 
variable elements, which are used in the circuit, are sensi- 45 
tive to thermal variations and aging effects. Hence, the 
circuit is not particularly desirable from the considera- 
tion of stability. 
Still another technique for obtaining the ratio of two 
signals utilizes pulse amplitude modulation. A linear ramp 50 
or sawtooth wave generator is connected as one of the 
inputs to a comparator (operational) amplifier. A second 
input voltage is fed in opposite polarity to the compara- 
tor amplifier. When the second input voltage is equal in 
magnitude to the voltage of the sawtooth waveform, the 55 
amplifier changes its output voltage. The output wave- 
form of this amplifier is essentially a square wave as the 
comparator amplifier acts as a sensitive switch. The pulse 
width of this output waveform is related to the time 
base of the sawtooth waveform and the second input volt- 60 
age to the comparator amplifier. However, the linear ramp 
generator is sensitive to both linearity and bias changes 
while the operational amplifier is sensitive to direct 
currents. 
the prior art signal ratio systems, in the signal ratio sys- 
tem of the present invention the two signals, whose ratio 
is to be determined by the system, are each fed into a 
first VCO (voltage controlled oscillator) and a second 7o 
VCO, respectively. The VCO's are used to control the con- 
duction states of a bistable flip-flop circuit, The output 
Several different approaches have heretofore been used 30 
In order to overcome the attendant disadvantages in 65 
2 
signal of the flip-flop circuit is then utilized to measure 
the ratio of the two input signals. 
More particularly, the system comprises a first VCO 
and a second VCO across which a first and a second input 
signal are applied, respectively. Each VCO contains a 
unijunction transistor. When the combination of the bias 
at the input terminal of the VCO, the input signal, and the 
charging rate due to the power supply is sufficient to 
cause the voltage across a charging capacitor in the charg- 
ing circuit to rise to a sufficient level, the unijunction 
transistor becomes forward biased, and a flip-flop circuit 
to which both of the VCO's are coupled changes conduc- 
tion states. During operation, both charging capacitors 
start to charge at the same t h e .  Due to the differences 
in input signals and the time constants of the charging 
circuits, the unijunction transistor of the second VCO will 
become forward biased first causing the flip-flop to change 
conduction states. When the unijunction transistor of the 
first VCO becomes forward biased, the flip-flop circuit 
once again changes conduction states and both charging 
circuits again simultaneously start to charge. Output sig- 
nals from the flip-flop circuit are fed into a voltage limit- 
ing circuit. The voltage limiting circuit produces an in- 
verted square wave output of the input signal. This out- 
put signal is then fed to an averaging circuit whose out- 
put is proportional to the ratio of the input signals to the 
first and the second VCO's. 
The advantage of this invention, both as to its construc- 
tion and mode of operation, will be readily appreciated 
as the same become better understood by reference to the 
following detailed description when considered in con- 
nection with the accompanying drawings in which like 
reference numerals designate like parts throughout the 
figures, and wherein: 
FIG. 1 is a circuit diagram of the novel signal ratio 
system in accordance with this invention; and 
FIGS. 2(a-f) are graphical representations of volt- 
age-time waveshapes of the circuit of FIG. 1. 
Referring now to FIG. 1, there is shown the signal 
ratio system containing ,a first VCO 2 and a second VCO 
4. The output of the VCO's 2 and 4 are each coupled to a 
flip-flop circuit 6 comprising a transistorized bistable 
multivibrator. The output terminal of the flip-flops is con- 
nected back to  the VCO 4 and also is connected to a volt- 
age limiting circuit 8. The output of the voltage limiting 
circuit 8 is connected to an ,averaging circuit 12 from 
which output signals of the system are derived. 
More particularly, the first VCO 2 comprises a pair 
of input terminals 22, 24, across which a first input 
signal and a biasing signal may be applied. A charging 
capacitor 26 is connected on ane side. to ground and an 
the other side to  the terminal 22 through a resistor 28 
which prevents the capacitor 26 from being short-cir- 
cuited. The other side of the capacitor 216 is also connected 
to a source of positive potential through a charging 
resistor 32 and to a unijunction transistor 34 at its emitter 
36. The unijunction transistor further contains a first base 
38 and a second base 42. The first base 38 is connected 
to ground through a resistor 44 which forms the discharge 
path for the capacitor 26 when the unijunction transistor 
becomes foiward biased. Output signals from the uni- 
junction transistor are taken at the base 42 which is 
connected to the source of positive potential through a 
resistor 46. A coupling capacitor 48 interconnects the 
base 42 with an output transistor 52 at its base 54. The 
transistor 52 further contains an emitter 56, which is 
connected directly to ground, and a collector 58 which 
is connected through a resistor 362 to a source of positive 
potential. Further, a diode 64, having its cathode con- 
nected to the base 54 and its anode connected t o  the 
emitter 56, prevents the transistor 52 from breaking 
down when it is reverse biased. 
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The second VCO 4 is similar in design to the VCO 2 
and contains a pair of input terminals 72, 74, a charging 
resistor 76, discharging resistor 78, input resistor 80, 
unijunction transistor 82 having an emitter $4, a first base 
86, and a second base 88. The VCO 4 further comprises 5 
a resistor 92 which connects the base 88 to a source of 
A Arst input signal and a second input signal, the ratio 
of whose voltages are obtained at the output terminals 
202, 204, are applied to the input terminals of VCO 2 
and VCO 4, respectively. Initially, it is assumed that 
transistor 112 is conductive and the transistor 114 is in 
its nonconductive state. With the transistor 114 noncon- 
ductive. the caDacitor 110 is effectivelv disconnected from positive potential, and a capacitor 94, the capacitor 94 
being connected to an output transistor 96 having a base 
98, emitter 102, and collector 104. Further, a diode 106 
is connected across the base-emitter terminals of the 
transistor 96. A resistor 108 is connected between the 
source of positive potential and the collector 104. The 
aforedescribed VCO 2 is similar in nature to  the VCO 
4 except for a charging capacitor 110 which is connected 
between the charging resistor 76 and the output terminal 
of the flip-flop circuit 6. 
The flip-flop 6 comprises a f i s t  transistor 112 and a 
second transistor 114. The transistor 112 comprises a base 
116, an emitter 118, and collector 120. The VCO 2 is 
connected from the collector 58 of transistor 52 to  one 
side of a capacitor 122. The other side of the capacitor 
122 is connected to  the base 116 of transistor 112 through 
a steering diode 124 having its anode connected to the 
base 116 and its cathode connected to the capacitor 122. 
Further, the capacitor 122 is connected to the collector 
120 of transistor 112 through a leakage diode 126 having 
its anode connected to the capacitor 122 and its cathode 
connected to the collector 120. The base 116 is further 
connected through a resistor 128 to  ground. The emitter 
118 is connected to  ground and the collector 120 is 
connected to a source of positive potential through a 
resistor 632. 
The transistor 114 comprises a base 134, emitter 136, 
and collector 138. The collector 104 of transistor 96 is 
coupled to one side of a capacitor 142. The other side 
of the capacitor 142 is connected to the base 134 of tran- 
sistor 114 through a steering diode 144 whose cathode 
is connected to  the capacitor 142 and whose anode is 
connected to the base 134. Further, a leakage diode 146 is 
connected at its cathode to  the collector 138 and at its 
anode to the capacitor 142. The base 134 of transistor 
114 is connected to ground through a resistor 148, and 
the collector 138 is connected to  a source of positive po- 
tential through a biasing resistor 152. The emitter 1316 is 
connected to ground and the collector 138 is connected to 
the base 116 of transistor 112 through the parallel com- 
bination of a resistor 154 and a capacitor 156. The collee- 
tor 120 of transistor 112 is connected to the base 134 
through the parallel combination of a resistor 158 and 
capacitor 162. 
Output signals from the flip-flop circuit are taken from 
the collector 158 and are coupled to a transistor 172 in 
the voltage-limiting circuit 8 at its base 174 through a 
parallel combination of a resistor 176 and capacitor 178 
which prevents the loading of the flip-flop circuit 6. The 
collector 182 of the transistor 172 is connected to a source 
of positive potential through a biasing resistor 184, and 
the emitter 186 of the transistor 172 is connected to  
ground. Further, the base 174 is connected through a 
leakage resistor 1&8 to ground, and a diode 192, which 
prevents the transistor 172. frolm breaking down when in 
reverse bias condition, has its cathode connected to the 
base 174 and its anode connected to the emitter 1816. A 
Zener diode 194 has its cathode connected to the collec- 
tor 1882 and its anode connected to the emitter 186. 
The output voltage across the Zener diode is fed into 
the averaging circuit 12. The averaging circuit comprises 
a resistor 196 and a capacitor 198. The resistor 196 is 
connected between the cathode of the Zener diode 194 
and a first output terminal 202, and the capacitor 19'8 is 
connected across the first output terminal 202 and a sec- 
ond output terminal 204. 
With the foregoing in mind, operation of the circuit of 
FIG. 1, with reference to the voltages depicted in FIGS. 
2(a-f) is as follows: 
the charging Grcuit of the VCO 4. 
However, the capacitor 26 of VCQ 2 is connected di- 
rectly to ground and starts to charge. As the capacitor 
26 of VCO 2 charges, the voltage at the emitter 36, shorn 
in FIG. 2a rises for a time period T until the unijunc- 
tion transistor 34 becomes forward biased and the ca- 
pacitor 26 discharges through resistor 44. At the time 
15 of discharge, a positive going pulse is applied to the 
capacitor 48 causing the transistor 52 to conduct. The 
conduction of transistor 52 causes the capacitor 122 to 
apply a negative voltage to the base 116 of transistor 112 
throutgh the steering diode 124 causing the transistor 112 
20 to cut off. With the transistor 112 cut off, the voltage 
at the collector 120, shown in FIG. 2b, rises sharply to 
ward the source of positive potential and this voltage is 
applied to base 134 causing the transistor 114 to be con- 
ductive. The voltage at the collector 13'8, shown in FIG. 
25 2c which is also the output voltage of the flip-flop cir- 
cuit, i s  reduced to zero and allows the capacitor 110 of 
VCO 4 to start charging. Simultaneously, the capacitor 
26 of VCO 2 again starts to charge. 
The operation of VCO 4 is identical to that of VCO 
30 2. The capacitor 110 starts to charge and the voltage at 
the emitter 84 starts to rise (the voltage at the emitter 84 
being shown in FIG. 2d)  for a time period T until the uni- 
junction transistor becomes forward biased and, as in the 
operation of VCO 2, a negative pulse is applied to the 
35 base 134 through the steering diode 144 cutting off the 
transistor 114 and causing the transistor 112 to conduct 
until the unijunction transistor 34 becomes forward biased 
and the cycle is repeated. 
The voltage at the collector 138, which is the output 
40 voltage of the flip-flop circuit (as shown in FIG. 2c) ,  is 
fed into the limiting circuit '8 and is inverted by the 
transistor 172. This inverted voltage is applied across the 
Zener diode 194 with a lresultant signal across the Zener 
diode, as s h m  in FIG. 2e. The output voltage across 
43 the Zener diode is fed into the averaging circuit 12, the 
output of which (shown in FIG. 2f) is taken off of termi- 
nals 2012, 204 and is proportional to the signal applied 
to the terminals 72, 74 divided by the signal applied to 
the terminals 22, 24. 
The input signals which are applied to the VCO 2 
and the input of the VCO 4 are coupled to the charging 
capacitors 26 and 110, respectively. As the input signal to 
the VCO 2 varies, the time period 7 (of FIG. 2a)  will 
vary; thus should a larger signal be applied t o  the input 
55 of VCO 2, a shorter time period T will be needed before 
the unijunction transistor 34 becomes forward biased. 
Conversely, should a small signal be applied to the input 
terminals of VCO 2, a longer time period T will be re- 
quired until the unijunction transistor 34 becomes forward 
60 biased. Similarly, the input signal applied to the VCO 4 
which is coupled to  the chapging capacitor 110 controls the 
operation of unijunction transistar 82. Thus, as can be 
readily seen, the output signal at terminals 202, 204 is 
proportional to the input signal applied to the input of 
65 VCO 4, divided by the input signal applied to the input 
of VCO 2, and as these input signals vary, the output 
signal will also vary. 
It should be further understood that the foregoing 
disclosure relates only to preferred embodiments of the 
'I invention, and that it is intended to cover all changes 
and modifications of the examples of the invention h e r e  
in chosen for the purpose of the disclosure which do not 
constitute departures for the spirit and scope of the 
'5 invention. 
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What is claimed and desired to be secured by Letters controlled oscillator output transistor to the base 
Patent is: of said first flip-flop transistor, and a second capacitor 
1. A signal ratio system for producing an output sig- coupling the collector of said second voltage con- 
nal proportional to the ratio of magnitudes of a first trolled oscillator output transistor to the base of said 
input signal and second input signal comprising: second flip-flop transistor, and means connecting the 
(a) a first voltage controlled oscillator comprising a collector of said second flip-flop transistor to the 
pair of input terminals across which said first input. changing circuit of said second voltage controlled 
signal is applied, a fcharging circuit for producing a oscillaor for controlling the charging period of the 
sawtooth voltage having a time-base proportional to charging circuit of said second voltage controlled 
the magnitude of said first input signal, a unijunc- 1o oscillator; 
tion transistor having an emitter, a first base and a the charging period of the charging circuit of said 
second base, said charging circuit being coupled second voltage controIIed oscillator c m e n c i n g  
to the emitter of said unijunction transistor, a dis- when said second flip-flop transistor is in a conduc- 
charging circuit coupled to the first base of said tion state; 
unijunction transistor, and an output transistor 15 (d) a voltage limiting circuit coupled to the collector 
having a base, emitter, and collector, the second of said flip-flop transistor for inverting the signal at 
base of said unijunction transistor being coupled to the said collector and producing a signa1 having a 
the base of said output transistor; fixed amplitude; and 
(b) a second voltage controlled oscillator comprising (e) an averaging circuit coupled to  said voltage limit- 
a pair of input terminals across which said second 20 ing circuit for converting said signal of fixed am- 
plitude to said ratio output signal. input signal is applied, a charging circuit for pro- ducing a sawtooth voltage having a time-base pro- 
portional to  the magnitude of said second input sig- 
nal, a unijunction transistor having an emitter, a first 
base and a second base, said charging circuit being 25 
coupled to  the emitter of said mijunction transis- 2,894,215 7/1g5g ~0~ _ _ _ _ _ _ _ _ _ _ _ _ _ _  3@7-88.5 
tor, a discharging circuit coupled to the first base 3,026,505 3/1962 Bevilacqua 3 W 4 8 . 5  
of said unijunction transistor, and an output transis- 3,205,348 9/1965 Kleinberg _ _ _ _ _ _ _ _ _ _  328-161 
3,230,480 1/1966 Prather _ _ _ _ _ _ _ _ _ _ _  307-88.5 tor having a base, emitter, and collector, the sec- ond base of said unijunction transistor being coupled 30 3,278,737 1/1966 Germain _ _ _ _ _ _ _ _ _ _ _  328-161 
3,3013,493 2/19~67 Charbonnier _ _ _ _ _ _ _  307-88.5 to the base of said output transistor; 
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